View CG7480AT_8701102.PDF datasheet online --- IC-ON-LINE

Datasheet File OCR Text:

CG7480AT 8-mbit (512 k 16) static ram cypress semiconductor corporation ? 198 champion court ? san jose , ca 95134-1709 ? 408-943-2600 document number: 001-73191 rev. *a revised april 4, 2014 8-mbit (512 k 16) static ram features temperature ranges ? ?40 c to 125 c high speed ? t aa = 15 ns low active power ? i cc = 120 ma at 67 mhz low cmos standby power ? i sb2 = 20 ma 2.0-v data retention automatic power-down when deselected transistor-transistor logic (ttl)-compatible inputs and outputs easy memory expansion with ce and oe features available in pb-free 44-pin thin small outline package (tsop) ii. functional description the CG7480AT is a high performance cmos static ram organized as 512 k words by 16 bits. to write to the device, take chip enable (ce ) and write enable (we ) inputs low. if byte low enable (ble ) is low, then data from i/o pins (i/o 0 ?i/o 7 ), is written into the location specified on the address pins (a 0 ?a 18 ). if byte high enable (bhe ) is low, then data from i/o pins (i/o 8 ?i/o 15 ) is written into the location specified on the address pins (a 0 ?a 18 ). to read from the device, take chip enable (ce ) and output enable (oe ) low while forcing the write enable (we ) high. if byte low enable (ble ) is low, then data from the memory location specified by the address pins appears on i/o 0 ?i/o 7 . if byte high enable (bhe ) is low, then data from memory appears on i/o 8 to i/o 15 . see the truth table on page 11 for a complete description of read and write modes. the input/output pins (i/o 0 ?i/o 15 ) are placed in a high-impedance state when the device is deselected (ce high), the outputs are disabled (oe high), the bhe and ble are disabled (bhe , ble high), or a write operation (ce low, and we low) is in progress. the CG7480AT is available in a 44-pin tsop ii package with center power and ground (revolutionary) pinout. 14 15 a 1 a 2 a 3 a 4 a 5 a 6 a 7 a 8 column decoder row decoder sense amps input buffer 512 k 16 array a 0 a 11 a 13 a 12 a a a 16 a 17 a 18 a 9 a 10 i/o 0 ?i/o 7 oe i/o 8 ?i/o 15 ce we ble bhe logic block diagram
CG7480AT document number: 001-73191 rev. *a page 2 of 16 contents pin configuration ............................................................. 3 selection guide ................................................................ 3 maximum ratings ............................................................. 4 operating range ............................................................... 4 dc electrical characteristics .......................................... 4 capacitance ...................................................................... 5 thermal resistance .......................................................... 5 ac test loads and waveforms ....................................... 5 data retention characteristics ....................................... 6 data retention waveform ................................................ 6 ac switching characteristics ......................................... 7 switching waveforms ...................................................... 8 truth table ...................................................................... 11 ordering information ...................................................... 12 ordering code definitions ..... .................................... 12 package diagrams .......................................................... 13 acronyms ........................................................................ 14 document conventions ................................................. 14 units of measure ....................................................... 14 document history page ................................................. 15 sales, solutions, and legal information ...................... 16 worldwide sales and design s upport ......... .............. 16 products .................................................................... 16 psoc? solutions ...................................................... 16 cypress developer community ................................. 16 technical support ................. .................................... 16
CG7480AT document number: 001-73191 rev. *a page 3 of 16 pin configuration figure 1. 44-pin tsop ii pinout (top view) [1] we 1 2 3 4 5 6 7 8 9 10 11 14 31 32 36 35 34 33 37 40 39 38 12 13 41 44 43 42 16 15 29 30 v cc a 5 a 6 a 7 a 8 a 0 a 1 oe v ss a 17 i/o 15 a 2 ce i/o 2 i/o 0 i/o 1 bhe a 3 a 4 18 17 20 19 i/o 3 27 28 25 26 22 21 23 24 v ss i/o 6 i/o 4 i/o 5 i/o 7 a 16 a 15 ble v cc i/o 14 i/o 13 i/o 12 i/o 11 i/o 10 i/o 9 i/o 8 a 14 a 13 a 12 a 11 a 9 a 10 a 18 selection guide description -15 unit maximum access time 15 ns maximum operating current 120 ma maximum cmos standby current 20 ma note 1. nc pins are not connected on the die.
CG7480AT document number: 001-73191 rev. *a page 4 of 16 maximum ratings exceeding the maximum ratings may shorten the useful life of the device. these user guidelines are not tested. storage temperature ................................ ?65 ? c to +150 ? c ambient temperature with power applied .......................................... ?55 ? c to +125 ? c supply voltage on v cc to relative gnd [2] ................................?0.5 v to +4.6 v dc voltage applied to outputs in high-z state [2] ................................. ?0.3 v to v cc + 0.3 v dc input voltage [2] ............................. ?0.3 v to v cc + 0.3 v current into outputs (low) ........................................ 20 ma static discharge voltage (per mil-std-883, method 3015) .............. ............. >2001 v latch-up current ..................................................... >200 ma operating range device ambient temperature v cc speed CG7480AT ?40 ? c to +125 ? c 3.3 v ? 0.3 v 15 ns dc electrical characteristics over the operating range parameter description test conditions -15 unit min max v oh output high voltage min v cc , i oh = ?4.0 ma 2.4 ?v v ol output low voltage min v cc , i ol = 8.0 ma ? 0.4 v v ih [2] input high voltage 2.0 v cc + 0.3 v v il [2] input low voltage ?0.3 0.8 v i ix input leakage current gnd < v in < v cc ?5 +5 ? a i oz output leakage current gnd < v out < v cc , output disabled ?5 +5 ? a i cc v cc operating supply current max v cc , f = f max = 1/t rc ? 120 ma i sb1 automatic ce power down current ? ttl inputs max v cc , ce > v ih , v in > v ih or v in < v il , f = f max ? 60 ma i sb2 automatic ce power down current ? cmos inputs max v cc , ce > v cc ? 0.3 v, v in > v cc ? 0.3 v or v in < 0.3 v, f = 0 ? 20 ma note 2. v il(min) = ?2.0 v and v ih(max) = v cc + 2.0 v for pulse durations of less than 20 ns.
CG7480AT document number: 001-73191 rev. *a page 5 of 16 capacitance parameter [3] description test conditions max unit c in input capacitance t a = 25 ?? c, f = 1 mhz, v cc = 3.3 v 12 pf c out i/o capacitance 12 pf thermal resistance parameter [3] description test conditions tsop ii package unit ? ja thermal resistance (junction to ambient) still air, soldered on a 3 4.5 inch, four-layer printed circuit board 51.43 ? c/w ? jc thermal resistance (junction to case) 15.8 ? c/w ac test loads and waveforms figure 2. ac test loads and waveforms [4] 90% 10% 3.0 v gnd 90% 10% all input pulses * capacitive load consists of all components of the test environment rise time: 1 v/ns fall time: 1 v/ns 30 pf* output z = 50 ? 50 ? 1.5 v (a) 3.3 v output 5 pf ( c) r 317 ? r2 351 ? high-z characteristics (b) notes 3. tested initially and after any design or proces s changes that may affect these parameters. 4. ac characteristics (except high-z) are tested using the load conditions shown in figure 2 (a). high-z characteristics are tested for all speeds using the test load shown in figure 2 (c).
CG7480AT document number: 001-73191 rev. *a page 6 of 16 data retention characteristics over the operating range parameter description conditions [5] min max unit v dr v cc for data retention 2.0 ? v i ccdr data retention current v cc = v dr = 2.0 v, ce > v cc ? 0.3 v, v in > v cc ? 0.3 v or v in < 0.3 v ?20ma t cdr [6] chip deselect to data retention time 0?ns t r [6] operation recovery time t rc ?ns data retention waveform figure 3. data retention waveform 3.0 v 3.0 v t cdr v dr > 2 v data retention mode t r ce v cc notes 5. no inputs may exceed v cc + 0.3 v. 6. full device operation requires linear v cc ramp from v dr to v cc (min) > 50 ? s or stable at v cc (min) > 50 ? s.
CG7480AT document number: 001-73191 rev. *a page 7 of 16 ac switching characteristics over the operating range parameter [7] description -15 unit min max read cycle t power [8] v cc (typical) to the first access 100 ? ? s t rc read cycle time 15 ? ns t aa address to data valid ? 15 ns t oha data hold from address change 3 ? ns t ace ce low to data valid ? 15 ns t doe oe low to data valid ? 7 ns t lzoe oe low to low-z 0 ? ns t hzoe oe high to high-z [9, 10] ? 7 ns t lzce ce low to low-z [10] 3 ? ns t hzce ce high to high-z [9, 10] ? 6 ns t pu ce low to power up 0 ? ns t pd ce high to power down ? 15 ns t dbe byte enable to data valid ? 7 ns t lzbe byte enable to low-z 0 ? ns t hzbe byte disable to high-z ? 7 ns write cycle [11, 12] t wc write cycle time 15 ? ns t sce ce low to write end 10 ? ns t aw address setup to write end 10 ? ns t ha address hold from write end 0 ? ns t sa address setup to write start 0 ? ns t pwe we pulse width 10 ? ns t sd data setup to write end 7 ? ns t hd data hold from write end 0 ? ns t lzwe we high to low-z [10] 3 ? ns t hzwe we low to high-z [9, 10] ? 7 ns t bw byte enable to end of write 10 ? ns notes 7. test conditions assume signal transition ti me of 3 ns or less, timing reference levels of 1.5 v, input pulse levels of 0 to 3 .0 v. 8. t power gives the minimum amount of time that the power supply must be at typical v cc values until the first memory access can be performed. 9. t hzoe , t hzce , t hzbe and t hzwe are specified with a load capacitance of 5 pf as in part (d) of figure 2 on page 5.transition is measured when the outputs enter a high impedance state. 10. at any temperature and voltage condition, t hzce is less than t lzce , t hzoe is less than t lzoe , t hzbe is less than t lzbe , and t hzwe is less than t lzwe for any device. 11. the internal write time of the memory is defined by the overlap of ce low, and we low. ce and we must be low to initiate a write, and the transition of either of these signals can terminate the write. the input data setup and hold timing must refer to the leading edge of the signal tha t terminates the write. 12. the minimum write cycle time for write cycle no. 3 (we controlled, oe low) is the sum of t hzwe and t sd .
CG7480AT document number: 001-73191 rev. *a page 8 of 16 switching waveforms figure 4. read cycle no. 1 [13, 14] figure 5. read cycle no. 2 (oe controlled) [14, 15] previous data valid data out valid t rc t aa t oha address data i/o 50% 50% data out valid t rc t ace t doe t lzoe t lzce t pu high impedance t hzoe t hzbe t pd high oe ce icc isb impedance address data i/o v cc supply t dbe t lzbe t hzce bhe , ble current i cc i sb notes 13. device is continuously selected. oe , ce = v il , bhe , ble , or both = v il . 14. we is high for read cycle. 15. address valid before or coincident with ce transition low.
CG7480AT document number: 001-73191 rev. *a page 9 of 16 figure 6. write cycle no. 1 (ce controlled) [16, 17] figure 7. write cycle no. 2 (ble or bhe controlled) switching waveforms (continued) t hd t sd t sce t sa t ha t aw t pwe t wc bw data i/o address ce we bhe, ble t data in valid t hd t sd t bw t sa t ha t aw t pwe t wc t sce data i/o address bhe ,ble we ce data in valid notes 16. data i/o is high-impedance if oe , or bhe , ble , or both = v ih . 17. if ce goes high simultaneously with we going high, the output remains in a high-impedance state.
CG7480AT document number: 001-73191 rev. *a page 10 of 16 figure 8. write cycle no. 3 (we controlled, oe low) [18] switching waveforms (continued) t hd t sd t sce t ha t aw t pwe t wc t bw data i/o address ce we bhe , ble t sa t lzwe t hzwe data in valid note 18. the minimum pulse width for write cycle no. 3 (we controlled and oe low) should be sum of t hzwe and t sd .
CG7480AT document number: 001-73191 rev. *a page 11 of 16 truth table ce oe we ble bhe i/o 0 ?i/o 7 i/o 8 ?i/o 15 mode power h x x x x high-z high-z power down standby (i sb ) l l h l l data out data out read all bits active (i cc ) l l h l h data out high-z read lower bits only active (i cc ) l l h h l high-z data out read upper bits only active (i cc ) l x l l l data in data in write all bits active (i cc ) l x l l h data in high-z write lower bits only active (i cc ) l x l h l high-z data in write upper bits only active (i cc ) l h h x x high-z high-z selected, outputs disabled active (i cc ) l x x h h high-z high-z selected, outputs disabled active (i cc )
CG7480AT document number: 001-73191 rev. *a page 12 of 16 ordering code definitions ordering information cypress offers other versions of this ty pe of product in many different configurat ions and features. the following table contai ns only the list of parts that are currently available. for a comp lete listing of all options, visit the cypress website at www.cypress.com and refer to the product summary page at http://www.cypress.com/products or contact your local sales r epresentative. cypress maintains a worldwide network of offices, solution cent ers, manufacturer's represent atives and distributors. to find the office closest t o you, visit us at http://www.cypress.com /go/datasheet/offices. speed (ns) ordering code package diagram package type operating range 15 CG7480AT 51-85087 44-pin tsop ii (pb-free) industrial contact your local cypress sales repres entative for availability of these parts. x = t or blank t = tape and reel; blank = tube fixed part number customer generic cg 7480 x a
CG7480AT document number: 001-73191 rev. *a page 13 of 16 package diagrams figure 9. 44-pin tsop ii package outline, 51-85087 51-85087 *e
CG7480AT document number: 001-73191 rev. *a page 14 of 16 acronyms document conventions units of measure acronym description ce chip enable cmos complementary metal oxide semiconductor i/o input/output oe output enable sram static random access memory soj small outline j-lead tsop thin small outline package symbol unit of measure c degree celsius mhz megahertz a microampere ma milliampere mv millivolt mw milliwatt ns nanosecond ppm parts per million pf picofarad vvolt wwatt
CG7480AT document number: 001-73191 rev. *a page 15 of 16 document history page document title: CG7480AT, 8-mbit (512 k 16) static ram document number: 001-73191 revision ecn orig. of change submission date description of change ** 3389929 tava 01/18/2012 new data sheet. *a 4333695 vini 04/04/2014 updated switching waveforms : added note 18 and referred the same note in figure 8 . updated package diagrams : spec 51-85087 ? changed revision from *d to *e. updated in new template. completing sunset review.
document number: 001-73191 rev. *a revised april 4, 2014 page 16 of 16 all products and company names mentioned in this document may be the trademarks of their respective holders. CG7480AT ? cypress semiconductor corporation, 2012-2014. the information contained herein is subject to change without notice. cypress s emiconductor corporation assumes no responsibility for the use of any circuitry other than circuitry embodied in a cypress product. nor does it convey or imply any license under patent or other rights. cypress products are not warranted nor intended to be used for medical, life support, life saving, critical control or safety applications, unless pursuant to an express written agreement wi th cypress. furthermore, cypress does not authorize its products for use as critical components in life-support systems where a malfunction or failure may reasonably be expected to result in significant injury to the user. the inclusion of cypress products in life-support systems application implies that the manufacturer assumes all risk of such use and in doing so indemnifies cypress against all charges. any source code (software and/or firmware) is owned by cypress semiconductor corporation (cypress) and is protected by and subj ect to worldwide patent protection (united states and foreign), united states copyright laws and internatio nal treaty provisions. cypress hereby grants to licensee a personal, non-exclusive, non-transferable license to copy, use, modify, create derivative works of, and compile the cypress source code and derivative works for the sole purpose of creating custom software and or firmware in su pport of licensee product to be used only in conjunction with a cypress integrated circuit as specified in the applicable agreement. any reproduction, modification, translation, compilation, or repre sentation of this source code except as specified above is prohibited without the express written permission of cypress. disclaimer: cypress makes no warranty of any kind, express or implied, with regard to this material, including, but not limited to, the implied warranties of merchantability and fitness for a particular purpose. cypress reserves the right to make changes without further notice to t he materials described herein. cypress does not assume any liability arising out of the application or use of any product or circuit described herein. cypress does not authori ze its products for use as critical components in life-support systems where a malfunction or failure may reasonably be expected to result in significant injury to the user. the inclusion of cypress? prod uct in a life-support systems application implies that the manufacturer assumes all risk of such use and in doing so indemnifies cypress against all charges. use may be limited by and subject to the applicable cypress software license agreement. sales, solutions, and legal information worldwide sales and design support cypress maintains a worldwide network of offices, solution center s, manufacturer?s representatives, and distributors. to find t he office closest to you, visit us at cypress locations . products automotive cypress.co m/go/automotive clocks & buffers cypress.com/go/clocks interface cypress. com/go/interface lighting & power control cypress.com/go/powerpsoc cypress.com/go/plc memory cypress.com/go/memory psoc cypress.com/go/psoc touch sensing cyp ress.com/go/touch usb controllers cypress.com/go/usb wireless/rf cypress.com/go/wireless psoc ? solutions psoc.cypress.com/solutions psoc 1 | psoc 3 | psoc 4 | psoc 5lp cypress developer community community | forums | blogs | video | training technical support cypress.com/go/support

▲Up To Search▲

Price & Availability of CG7480AT

	To Download CG7480AT Datasheet File
If you can't view the Datasheet, Please click here to try to view without PDF Reader .